



























EXAMINE DEPOSIT RESET RUN STEP ON EX-NEXT DE-NEXT EXT CLR STOP STEP OFF



FORCES HEX 'C3' DN TO DATA BUS IN EFFECT, CAUSES A JUMP INSTRUCTION

Memory Write Pulse on PWR DR Deposit AND NOT Output

NOTE 1: (CAN ONLY HAPPEN WHEN RUN=0) FORCE LOCAL BUS DINTO CPU INSTEAD OF THE S-100 BUS

EXAMINE NEXT

EXEC JMP

DEPOSIT TO RAM

DEPOSIT NEXT

DEPOSIT

EXAMINE

EXAMINE NEXT

DEPOSIT NEXT

DEPOSIT

EXAMINE

EXAMINE NEXT

DEPOSIT NEXT

DEPOSIT

EXAMINE

EXAMINE NEXT

DEPOSIT NEXT

DEPOSIT

EXAMINE

EXAMINE NEXT

DEPOSIT NEXT

DEPOSIT

EXAMINE

EXAMINE NEXT

DEPOSIT NEXT

DEPOSIT

EXAMINE

EXAMINE NEXT

DEPOSIT NEXT

DEPOSIT

NOT USED

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

POWER

CAUTION! HIGH VOLTAGE LIVE MAINS POWER

120VAC CIRCUIT

DATE OF REDRAW: JANUARY 11, 2013

IMSAI 8080

FRONT CONTROL PANEL

THIS IS NOT AN ORIGINAL SCHEMATIC. I HIGHLY RECOMMEND AN ORIGINAL REPRINT OF THE MANUAL FROM WWW.INSAINET.COM AND IS NOT A SUBSTITUTE FOR THE ORIGINAL MANUALS. THIS IS NOT AN OFFICIAL IMSAI DOCUMENT. THE SCHEMATIC AND OPERATION NOTES HERE WERE CREATED IN THE SPIRIT OF THOSE COMPUTER PIONEERS THAT WERE REQUIRED TO HAVE KNOWLEDGE OF ELECTRONICS AND DID NOT HAVE DOCUMENTATION IN THEIR OWN GROUPS. THIS DOCUMENT IS NOT MEANT TO DILUTE HISTORY, INSTEAD TO KEEP THESE MACHINES AND THE LEGACY VERY MUCH ALIVE

NOTE 1: FORCES DIRECTION OF DATA BUS DRIVERS ON MPU TO LOOK THE OTHER WAY, WHILE DATA FROM THE CPU IS IMPOSED ON THE MPU'S LOCAL DATA BUS.

WHILE NOT IN RUN MODE (RUN=0) A '1' FROM ANY OF THE FOLLOWING WILL FORCE DATA TO S-100 BUS DEPOSIT TO RAM, DIRECTION FORCED TO PREVENT BUS CONTENTION EXEC JMP, DIRECTION FORCED TO PREVENT BUS CONTENTION

RI - 270KΩ WV
R2 6.710U113-15.6Ω - 1KΩ WV
R3-5-8-9-12-200W WV
R6-59-7-220W WV
C1,2-5.6-7-11-22" - 0.1µF
C3-8 - 0.001µF
C9-10 - 33µF
CR1 - 1N914

U1-3,4,6,7 - 7405
U2 - DATA HEADER SOCKET
U5 - 8212
U8-15 - 74LS04
U9 - 74LS30
U10 - 7404
U11 - 7410
U12 - 7410
U13,16 - 7402
U14,25 - 7402
U15,5 - 7427
U17,20,23 - 74123
U18,19,22 - 74107
U21 - 7430

U13-11
U13-12
U18-12
U18-13
U18-5
U18-4
U18-3
U18-2
U18-1
U13-10
U13-9
U13-8
U13-7
U13-6
U13-5
U13-4
U13-3
U13-2
U13-1

U13-11
U13-12
U18-12
U18-13
U18-5
U18-4
U18-3
U18-2
U18-1
U13-10
U13-9
U13-8
U13-7
U13-6
U13-5
U13-4
U13-3
U13-2
U13-1

U13-11
U13-12
U18-12
U18-13
U18-5
U18-4
U18-3
U18-2
U18-1
U13-10
U13-9
U13-8
U13-7
U13-6
U13-5
U13-4
U13-3
U13-2
U13-1

U13-11
U13-12
U18-12
U18-13
U18-5
U18-4
U18-3
U18-2
U18-1
U13-10
U13-9
U13-8
U13-7
U13-6
U13-5
U13-4
U13-3
U13-2
U13-1

U13-11
U13-12
U18-12
U18-13
U18-5
U18-4
U18-3
U18-2
U18-1
U13-10
U13-9
U13-8
U13-7
U13-6
U13-5
U13-4
U13-3
U13-2
U13-1

U13-11
U13-12
U18-12
U18-13
U18-5
U18-4
U18-3
U18-2
U18-1
U13-10
U13-9
U13-8
U13-7
U13-6
U13-5
U13-4
U13-3
U13-2
U13-1